gmane.linux.kernel.cryptoapi

(unknown)

robothroli company — 2012-05-25T13:45:54

 i am robothroli, Purchase manager from roli Merchant Ltd. We are
Import/export Company based in taiwan. We are interested in purchasing
your product and I would like to make an inquiry. Please inform me on:

Sample availability and price
Minimum order quantity
FOB Prices

Sincerely
Purchase Manager
robothroli

RFC: support for MV_CESA with TDMA

Phil Sutter — 2012-05-25T16:08:26

Hi,

The following patch series adds support for the TDMA engine built into
Marvell's Kirkwood-based SoCs, and enhances mv_cesa.c in order to use it
for speeding up crypto operations. Kirkwood hardware contains a security
accelerator, which can control DMA as well as crypto engines. It allows
for operation with minimal software intervenience, which the following
patches implement: using a chain of DMA descriptors, data input,
configuration, engine startup and data output repeat fully automatically
until the whole input data has been handled.

The point for this being RFC is backwards-compatibility: earlier
hardware (Orion) ships a (slightly) different DMA engine (IDMA) along
with the same crypto engine, so in fact mv_cesa.c is in use on these
platforms, too. But since I don't possess hardware of this kind, I am
not able to make this code IDMA-compatible. Also, due to the quite
massive reorganisation of code flow, I don't really see how to make TDMA
support optional in mv_cesa.c.

Greetings, Phil

[PATCH 1/4] mv_cesa: add an expiry timer in case anything goes wrong

Phil Sutter — 2012-05-25T13:54:46

The timer triggers when 500ms have gone by after triggering the engine
and no completion interrupt was received. The callback then tries to
sanitise things as well as possible.

Signed-off-by: Phil Sutter <phil.sutter< at >viprinet.com>
---
 drivers/crypto/mv_cesa.c |   41 +++++++++++++++++++++++++++++++----------
 1 files changed, 31 insertions(+), 10 deletions(-)

diff --git a/drivers/crypto/mv_cesa.c b/drivers/crypto/mv_cesa.c
index e6ecc5f..8327bed 100644
--- a/drivers/crypto/mv_cesa.c
+++ b/drivers/crypto/mv_cesa.c
< at >< at > -23,6 +23,7 < at >< at >
 
 #define MV_CESA"MV-CESA:"
 #define MAX_HW_HASH_SIZE0xFFFF
+#define MV_CESA_EXPIRE500 /* msec */
 
 /*
  * STM:
< at >< at > -85,6 +86,7 < at >< at > struct crypto_priv {
 spinlock_t lock;
 struct crypto_queue queue;
 enum engine_status eng_st;
+struct timer_list completion_timer;
 struct crypto_async_request *cur_req;
 struct req_progress p;
 int max_req_size;
< at >< at > -136,6 +138,29 < at >< at > struct mv_req_hash_ctx {
 int count_add;
 };
 
+static void mv_completion_timer_callback(unsigned long un

[PATCH] crypto: sha1 - use Kbuild supplied flags for AVX test

Mathias Krause — 2012-05-24T09:13:42

Commit ea4d26ae ("raid5: add AVX optimized RAID5 checksumming")
introduced x86/ arch wide defines for AFLAGS and CFLAGS indicating AVX
support in binutils based on the same test we have in x86/crypto/ right
now. To minimize duplication drop our implementation in favour to the
one in x86/.

Signed-off-by: Mathias Krause <minipli< at >googlemail.com>
---

This should be applied to cryptodev-2.6.git after it contains the above
mentioned commit, e.g. after cryptodev-2.6.git rebased to/merged v3.5-rc1.

 arch/x86/crypto/Makefile          |    7 -------
 arch/x86/crypto/sha1_ssse3_asm.S  |    2 +-
 arch/x86/crypto/sha1_ssse3_glue.c |    6 +++---
 3 files changed, 4 insertions(+), 11 deletions(-)

diff --git a/arch/x86/crypto/Makefile b/arch/x86/crypto/Makefile
index e191ac0..479f95a 100644
--- a/arch/x86/crypto/Makefile
+++ b/arch/x86/crypto/Makefile
< at >< at > -34,12 +34,5 < at >< at > salsa20-x86_64-y := salsa20-x86_64-asm_64.o salsa20_glue.o
 serpent-sse2-x86_64-y := serpent-sse2-x86_64-asm_64.o serpent_sse2_glue.o
 
 aesni-intel-y :

[RFC/PATCH] crypto: talitos - replace the tasklet implementation with NAPI

Horia Geanta — 2012-05-21T16:53:35

Hi,

During performance measurements & optimization phase, we found out that we get
better numbers (in the range of 9-10%) by using the NAPI approach for the
crypto engine interrupt mechanism instead of tasklet.
We found out that for the tasklet-based interrupt mechanism, we were facing
imbalanced processing - NET RX softirq was running more frequently than the
crypto tasklet.

The patch replaces the tasklet-based implementation with NAPI. It is based on
latest crypto-2.6 tree.

I am aware of the fact that using NAPI for anything else than net devices might
be frowned upon, that's why I am adding the netdev folks to comment, advise.

Thanks,
Horia


From 30f6247fa5ada7e53523492ca4e70b61e3f5aeeb Mon Sep 17 00:00:00 2001
From: Horia Geanta <horia.geanta< at >freescale.com>
Date: Wed, 2 May 2012 18:40:03 +0300
Subject: [RFC/PATCH] crypto: talitos - replace the tasklet implementation with NAPI

This patch updates the current tasklet implement to NAPI so as
the system is more balanced in the terms that the packet subm

免交40万留学保证金，打造平民化的出国留学服务，爱尔兰名校等您来深造

平民化的出国留学服务 — 2012-05-21T11:08:24

您还在为家庭不够富裕，而不能让品学兼优的孩子出国深造而苦恼吗？
您还在为国内教育资源分配严重不均，而不能让自己的孩子获得理想的教育环境而发愁吗？

免交40万留学保证金，打造平民化的出国留学服务！
让工薪家庭孩子也可以一圆出国留学梦！

爱尔兰名校等您来深造！
想了解详情的请联系QQ: 2636882155   或者立即回复邮箱: 2636882155< at >qq.com
想了解详情的请联系QQ: 2636882155   或者立即回复邮箱: 2636882155< at >qq.com
想了解详情的请联系QQ: 2636882155   或者立即回复邮箱: 2636882155< at >qq.com
 
 
现诚招全国各地出国留学顾问。
零风险！高回报！共享朝阳般的教育产业大蛋糕！
请联系QQ: 2636882155
请联系QQ: 2636882155
请联系QQ: 2636882155

Streaming Service

2012-05-15T19:35:20

Our Streaming Server is powerful and optimized server for live and on-demand audio/ video streaming content delivery. 
Our Streaming Server features with high performance streaming throughput, network & storage I/O and optimized configurations for its high scalability and reliability.
Our server supports latest Windows Media Technologies such as Fast Streaming, Fast Cache, Fast Start, Wireless Streaming as well as feature-rich add-on modules such as sophisticated content management, monitoring, logging reports, billing, authentications, load-balancing & clustering for all needs. 

Pls send us email for further information.Thanks,

Boris 
boris< at >dedicatedserver.com.hk

If you do not wish to further receive this event message, email "borislamsv2< at >gmail.com" to unsubscribe this message or remove your email from the list.

Will You Be Trusted?

Mr.Saeed Ahmed. — 2012-05-09T06:27:58


Dear Friend,

As you read this, I don't want you to feel sorry for me,because, I
believe everyone will die someday,and am contacting you because
I really do need your help and I want you to help me with all your
effort and time for just seven to fourteen workings days of your time.I
want you to be honest and truthful with me that you will help me
with my last wish as a dying man.

Please i need a reliable person who will usethe Money($18 milliondollars)to
build orphanage home or charity organization.

Please kindly reply to my most confidential email if you are really
interested in helping me please: mr.saeed01< at >linuxmail.org


God be with you.

Mr.Saeed Ahmed.

----------------------------------------------------------------
FME Webmail
www.educacao.niteroi.rj.gov.br

CRYPTO_ALG_TYPE_ABLKCIPHER concepts guide

Rodel Miguel — 2012-05-14T04:46:52

Hello Experts,

I am writing a driver for my AES encryption hardware.  It is a
hardware which can do encryption of 4k bytes of data every time.  I
have tried creating a driver based on geode-aes.c code which uses the
CRYPTO_ALG_TYPE_BLKCIPHER interface.  While testing the driver, I
found out that the limit for this type of API is 512 bytes of data
sent on every encryption/decryption call.  I have sent the dm-crypt
mailing list a query about this and they said that this limit cannot
be changed at the moment.

I am now looking at a different type of crypto API which is the
CRYPTO_ALG_TYPE_ABLKCIPHER but I could not find any
tutorials/documentation which would guide to the minimum code required
to create this type of driver.  I looked at the mv_cesa.c but I am
still quite lost at the procedures in doing this type of driver.  The
reason I want to explore this driver is that I am assuming that the
CRYPTO_ALG_TYPE_ABLKCIPHER type of interface would allow me to collect
4k bytes of data first before doing DMA to my

haalloo,

abi — 2012-05-12T16:57:06

haalloo,
how are you doing,i hope you are fine,my name is miss abi okom i got your
contact and want us to be a good friend,
please try and write back to me so that i will give you my pictures and tell
you more about me,

[PATCH] crypto: mv_cesa requires on CRYPTO_HASH to build

Alexander Clouter — 2012-05-12T08:45:08

Without CRYPTO_HASH being selected, mv_cesa has a lot of hooks
into undefined exports.
----
  MODPOST 81 modules
  Kernel: arch/arm/boot/Image is ready
  AS      arch/arm/boot/compressed/head.o
  GZIP    arch/arm/boot/compressed/piggy.gzip
  CC      arch/arm/boot/compressed/misc.o
  CC      arch/arm/boot/compressed/decompress.o
ERROR: "crypto_ahash_type" [drivers/crypto/mv_cesa.ko] undefined!
ERROR: "crypto_shash_final" [drivers/crypto/mv_cesa.ko] undefined!
ERROR: "crypto_register_ahash" [drivers/crypto/mv_cesa.ko] undefined!
ERROR: "crypto_unregister_ahash" [drivers/crypto/mv_cesa.ko] undefined!
ERROR: "crypto_shash_update" [drivers/crypto/mv_cesa.ko] undefined!
ERROR: "crypto_shash_digest" [drivers/crypto/mv_cesa.ko] undefined!
ERROR: "crypto_shash_setkey" [drivers/crypto/mv_cesa.ko] undefined!
ERROR: "crypto_alloc_shash" [drivers/crypto/mv_cesa.ko] undefined!
make[1]: *** [__modpost] Error 1
make: *** [modules] Error 2
make: *** Waiting for unfinished jobs....
----

Signed-off-by: Alexander Clouter <alex

Writing Asynchronous Block Ciphers

Rodel Miguel — 2012-05-11T16:58:24

Hello,

I would like to know if anyone has a tutorial/document link in writing
a CRYPTO_ALG_TYPE_ABLKCIPHER crypto device driver?  I am looking at
drivers/cipher/mv_cesa.c but there are lots of things going on which
are hardware context related.  I would like to know what the minimum
requirements for an asynchronous block cipher drivers are before I
hand over (DMA) the collected data to my encryption hardware.

Thanks in advance for your help!

Kind Regards,
Rodel

[PATCH 1/2] crypto: aesni-intel: use crypto_[un]register_algs

Jussi Kivilinna — 2012-05-11T13:00:48

Combine all crypto_alg to be registered and use new crypto_[un]register_algs
functions. Simplifies init/exit code and reduce object size.

Cc: Huang Ying <ying.huang< at >intel.com>
Signed-off-by: Jussi Kivilinna <jussi.kivilinna< at >mbnet.fi>
---
 arch/x86/crypto/aesni-intel_glue.c |  727 +++++++++++++++---------------------
 1 file changed, 305 insertions(+), 422 deletions(-)

diff --git a/arch/x86/crypto/aesni-intel_glue.c b/arch/x86/crypto/aesni-intel_glue.c
index c799352..20c6220 100644
--- a/arch/x86/crypto/aesni-intel_glue.c
+++ b/arch/x86/crypto/aesni-intel_glue.c
< at >< at > -222,27 +222,6 < at >< at > static void aes_decrypt(struct crypto_tfm *tfm, u8 *dst, const u8 *src)
 }
 }
 
-static struct crypto_alg aesni_alg = {
-.cra_name= "aes",
-.cra_driver_name= "aes-aesni",
-.cra_priority= 300,
-.cra_flags= CRYPTO_ALG_TYPE_CIPHER,
-.cra_blocksize= AES_BLOCK_SIZE,
-.cra_ctxsize= sizeof(struct crypto_aes_ctx)+AESNI_ALIGN-1,
-.cra_alignmask= 0,
-.cra_module= THIS_MODULE,
-.cra_list= LIST_HEAD_INIT(aesni_alg

async hash & hmac

Kasatkin, Dmitry — 2012-05-11T08:58:03

Hello,

When allocating hmac like: crypto_alloc_ahash("hmac(sha1)", ..),
it is actually fallsback to  "shash" hmac and software shash hash
implementation..
Even when HW accelerator provides AHASH it will not be used with hmac.

Basically HW driver needs to provide its own implementation for async
hmac, like I did for omap-sham.

.cra_name= "hmac(sha1)",
.cra_driver_name= "omap-hmac-sha1",

Is that correct, right?

Thanks.

- Dmitry

(unknown)

Mrs Sabah Halif — 2012-05-05T18:59:22

CRYPTO_ALG_ASYNC

Kasatkin, Dmitry — 2012-05-10T09:33:40

Hello Herbert,

CRYPTO_ALG_ASYNC is heavily used like:

    crypto_alloc_shash(hash_alg, 0, CRYPTO_ALG_ASYNC);
or
   .cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC;
   .cra_flags = CRYPTO_ALG_TYPE_AHASH |  CRYPTO_ALG_ASYNC,

I see that only place where it is tested is in
ablockcipher.c:crypto_default_geniv()

What is actually meaning of that?

and setting it for hash??

Thanks,
Dmitry

[PATCH v2 0/3] Update for ux500 CRYP and HASH

Andreas Westin — 2012-05-10T08:14:05

Hi,

V2 of the patches.

* Removed symbol export
* Removed usage of SOC specific functions in the drivers.
* Readded overlooked config for DMA in mach-ux500.

After some internal discussion we felt that the now implemented
hardware identification solution is cleaner than the suggested
solution.

The hardware identification patch applies cleanly to
the cryptodev tree.

Regards
Andreas

Andreas Westin (3):
  mach-ux500: Crypto: core support for CRYP/HASH module.
  crypto: ux500: Update DMA handling for 3.4
  crypto: ux500: Cleanup hardware identification

 arch/arm/mach-ux500/board-mop500.c              |   48 ++++++++++++++++++++
 arch/arm/mach-ux500/clock.c                     |   18 ++++----
 arch/arm/mach-ux500/devices-common.h            |   54 +++++++++++++++++++++++
 arch/arm/mach-ux500/devices-db8500.c            |    3 ++
 arch/arm/mach-ux500/devices-db8500.h            |    4 ++
 arch/arm/mach-ux500/include/mach/crypto-ux500.h |    1 +
 arch/arm/mach-ux500/include/mach/devices.h      |    3 ++
 arch/

General Protection Fault in aesni_cbc_dec in kernel 3.3

2012-05-08T19:08:14

Hello,

when using a VPN connection, my 3.3.4 and 3.3.5 kernel oopses in the
aesni_intel module. 


[  157.571310] general protection fault: 0000 [#1] SMP 
[  157.571411] Modules linked in: authenc esp4 xfrm4_mode_tunnel tun
deflate zlib_deflate ctr acpi_cpufreq mperf twofish_generic twofish_i586
twofish_common camellia cpufreq_conservative serpent_generic
cpufreq_stats blowfish_generic blowfish_common cpufreq_userspace cast5
cpufreq_powersave des_generic xcbc rmd160 sha512_generic sha1_generic
hmac crypto_null af_key parport_pc ppdev lp parport rfcomm bnep
binfmt_misc uinput fuse ip6t_LOG ip6t_REJECT nf_conntrack_ipv6
nf_defrag_ipv6 ip6table_filter ip6_tables ipt_LOG xt_recent ipt_REJECT
xt_tcpudp nf_conntrack_ipv4 nf_defrag_ipv4 xt_state nf_conntrack
iptable_filter ip_tables x_tables nfsd exportfs nfs nfs_acl auth_rpcgss
fscache lockd sunrpc ext2 loop btusb snd_hda_codec_hdmi arc4 bluetooth
snd_hda_codec_conexant iwlwifi i915 snd_hda_intel mac80211 joydev
drm_kms_helper snd_hda_codec snd_hwdep drm snd_pcm

[PATCH 0/2] Update for ux500 CRYP and HASH

Andreas Westin — 2012-05-08T11:28:31

Hi,

This is an update of the core platform support for
ux500 HASH and CRYP driver. Also a small update for DMA
in the drivers.

Note that this does not apply cleanly on the cryptodev tree since it
does not seem to be up to date for ux500.

Herbert, how should we handle this, do you want to ack this and we send
it during the merge window or another way ?

Cheers
Andreas

Andreas Westin (2):
  mach-ux500: Crypto: core support for CRYP/HASH module.
  crypto: ux500: Update DMA handling for 3.4

 arch/arm/mach-ux500/board-mop500.c              |   48 ++++++++++++++++++++
 arch/arm/mach-ux500/clock.c                     |   18 ++++----
 arch/arm/mach-ux500/devices-common.h            |   54 +++++++++++++++++++++++
 arch/arm/mach-ux500/devices-db8500.h            |    4 ++
 arch/arm/mach-ux500/id.c                        |    3 ++
 arch/arm/mach-ux500/include/mach/crypto-ux500.h |    1 +
 arch/arm/mach-ux500/include/mach/devices.h      |    3 ++
 drivers/crypto/ux500/cryp/cryp_core.c           |    5 +--
 drivers/

Server Rental Service in Hong Kong

2012-05-03T18:25:10

Dear All,

We have our own datacenter in Hong Kong & provide email/application/web rental service to clients.We are APNIC member & provide clean IP to clients.

Dell? PowerEdge? EnterpriseRack Mount Server
-Intel(R) Xeon(R) E3-1240 Processor (3.3GHz, 8M Cache, Turbo, 4C/8T, 80W)
-8GB RAM, 2x4GB, 1333MHz, DDR-3, Dual Ranked UDIMMs
-500GB, 3.5", 6Gbps SAS x 2
-Raid 1 Mirroring Protection
-Remote KVM (iDRAC6 Enterprise)

Dell(TM) PowerEdge(TM) R410 Rack Mount Server
-Intel(R) Quad Core E5606 Xeon(R) CPU, 2.13GHz, 4M Cache, 4.86 GT/s QPI
-4GB Memory (2x2GB), 1333MHz Dual Ranked RDIMMs Fully-Buffered
-500GB 7.2K RPM SATAII 3.5" Hard Drive x 2
-iDRAC6 Enterprise or Express (Remote KVM Management)

Every Dedicated Server Hosting Solution Also Includes: 
 
Software Specification 
- CentOS / Fedora / Debian / FreeBSD / Ubuntu / Redhat Linux 
- Full root-level access 
- Data Center Facilities 
- Shared Local & International Bandwidth 
- 2 IP Addresses Allocation 
- Un-interruptible Power Supply (UPS) backed up by priv

$5000 AVAILABLE FOR PICK UP

Western Union — 2012-05-01T15:14:51